The SER of the selected circuits can be determined via radiation tests. However, the time and costs required to perform radiation tests are prohibitive. Here, the authors introduce an accelerated Monte-Carlo fault injection (MCFI) method that can solve the slow execution time problem of the previous MCFI method using a modified simulator that uses the Verilog Procedural Interface (VPI). To demonstrate the performance of authors' accelerated MCFI tool, the authors perform a faultinjection campaign using the ISCAS85 and ITC99 benchmark circuits. Compared with the results from previous studies, the authors obtain an accurate logical derating rate value with a 3% variance, and the authors accelerate the execution time by 20 times or more. 
Introduction
For reliability analysis of a digital circuit, determining the failure rate, which is a function of the soft error rate (SER) and fault derating [1, 2] , is necessary. SER refers to the frequency of occurrence of a soft error temporarily caused by a single event transient or single event upset (SEU). Fault derating refers to the ratio of the frequency at which the soft error generated in a digital circuit is transmitted to the primitive output. The SER of the selected circuits can be determined via radiation tests [3] . However, the time and costs required to perform radiation tests are prohibitive. As an alternative, a derating analysis can be used to estimate the failure rate of the target systems.
The derating rate can be analysed using either static methods that employ symbolic or Boolean equation models or dynamic techniques that use the Monte-Carlo fault injection (MCFI) [4] [5] [6] [7] [8] [9] [10] [11] [12] . A static derating analysis method can rapidly analyse the derating rate of a digital circuit using a mathematical model. The latest research trends concerning the analysis of fault-derating rates have used the static-based methods because the statistical calculations required in the dynamic modes require many runtimes. However, the authors need to research problems such as those concerning the modelling of highly complex digital circuits and those concerning the underestimation problem of a static model [13] . On the other hand, the MCFI can be used to analyse the fault-derating rate using a dynamic simulation model. The MCFI features the following advantages. (i) It can observe the dynamic effects of a circuit. (ii) It is relatively free from the underestimation problem. (iii) It can also rather quickly adapt to model changes [13] .
However, it suffers from long simulation times [4, 5] . In Reference [11] , the researchers analysed the failure rate of the c432 circuit in ISCAS85 using static and dynamic approaches. They reported that the dynamic approach was 240 times slower than the static approach. Therefore, if the authors can develop an acceleration mechanism that can reduce the execution time of the MCFI, the authors can determine the derating rate in an efficient manner while enjoying all the benefits of the MCFI.
Here, the authors introduce an accelerated MCFI method that can solve the slow execution time problem of the previous MCFI method using a modified simulator that uses the Verilog Procedural Interface (VPI). The proposed method shows the following improvements. First, the authors accelerate the execution time of the MCFI by modifying the simulation procedure. In the previous approach, the fault injection uses mutation technique so that each injection simulation must generate and control each mutated simulation model which is time-consuming. Note that this can be difficult and time-consuming for the complex simulation targets, which are the typical characteristics of modern digital circuits. The authors develop the simulator modification technique for the fault injection simulation which does not modify the complex simulation target models and inject directly a fault into the simulator kernel. Using this approach, the authors can simplify the fault injection process of the MCFI. Since the typical experiment numbers for a fault injection campaign is large, the authors can save a considerable amount of execution time. Second, the authors construct a fault-injection environment that can analyse the logical and timing derating simultaneously. Note that in the previous studies, these two analyses are performed separately. As our target consists of both logic gates and flip-flops, the authors can obtain the results of the two analyses in a single run to reduce the execution time.
To demonstrate the performance of our accelerated MCFI tool, the authors perform a fault-injection campaign using the ISCAS85 and ITC99 benchmark circuits [14, 15] . The authors implement the MCFI tool using the iVerilog compiler, Verilog virtual processor (VVP) kernel, and VPI of the ICARUS Verilog simulator. The logical derating is analysed using the ISCAS85 benchmark circuit models. For each ISCAS85 model, the stuck-at-0/1 fault is injected at random locations and times. The failure rate according to the logical derating is subsequently simulated. Compared with the results from previous studies, the authors obtain an accurate logical derating rate value with a 3% variance, and the authors accelerate the execution time by 20 times or more. The timing derating is analysed using the ITC99 benchmark circuit models, which consist of both combination and sequential circuits. As our tool can simultaneously analyse the logical and timing derating, the authors measure the total failure rate in a single injection run. The results of our studies are similar to those of other studies within ∼3%.
In Section 2, the authors analyse the characteristics of existing studies to examine the fault derating and explain the contribution of the present study. In Section 3, the authors describe a method for the quantitative measurement of logical and timing derating in digital circuits. In Section 4, the authors describe the test environment of the simulation-based fault injection and user system task (UST) of the fault injection. In Sections 5 and 6, the failure rate is estimated using the ISCA 85 and ITC99 benchmark circuits and the results are compared with those of the previous studies. Section 7 provides a conclusion.
Research trends
Derating analyses can be classified into logical and timing derating. The authors note that logical derating involves the characteristics of the fault propagation in a logic gate, whereas timing derating concerns the characteristics of the fault propagation in the flip-flop. Logical derating occurs when an error is detected at the input of a flip-flop or the primary output (PO) of the combinational circuit. Timing derating is a state in which an error is saved in the flip-flop due to the latching-window error. A digital circuit failure due to a soft error can occur as a result of either logical or timing derating in a circuit. Therefore, both the logical and timing derating rates should be measured to calculate the failure rate of a digital circuit. Previous researchers have applied static analyses or dynamic model-based techniques to measure the logical and timing derating.
The authors can perform a derating analysis using either a static or a dynamic method. Static analyses have applied mathematical models to define soft errors and error propagation. Mathematical models can calculate failure rates. Three types of static analysis method are available. First, symbolic techniques are used to analyse the logical derating in combinational logic using a binary or algebraic decision diagram [6, 7] . Second, the Boolean algebra (difference) method calculates the error rate of the PO in the combinational circuit using the Boolean algebra (difference) calculator [8] . Third, the error-propagation-probability technique calculates the probability of error propagation for each node in a circuit using the propagation rules and probability model of errors. If the error-propagation model is applied in combinational and sequential circuits, analysis of the logical and timing derating is enabled [9, 10] . The static analysis can rapidly analyse the derating rate of a digital circuit using a mathematical model. However, it is insufficient for high-complexity digital circuits. It is also insufficient to address the underestimation problem of a static model [13] , the variability of an input vector by mission, and the discrepancy results in the previous analysis [16] .
The dynamic technique performs a simulated fault-injection campaign and then statistically calculates the failure rate. Two types of dynamic techniques are available. First, the simulationbased fault injection calculates the statistically significant derating rate via the MCFI [4, 5] . Simulation-based methods are advantageous because the procedure is simple and can be applied to a model in the early stages of development. However, it is timeconsuming because it repeatedly performs the simulation. Second, the emulation-based technique performs fault injection using a field-programmable gate array (FPGA) board to reduce the execution time [17] . However, compared with the simulation-based technique, it requires an additional FPGA board, and the time and location of the fault injection are limited into the flip-flop of the logic cell in the FPGA. These issues may distort the accuracy of the results of the fault-injection process. The dynamic technique analyses the fault-derating rate using an executable model or circuit. Therefore, the analysis results reflect the characteristics of a digital circuit. However, it requires a high-performance test environment for a large number or tests.
Fault-injection-based fault-derating analysis
The authors measure the logic and timing derating of a gate-level digital circuit using MCFI simulation. Logical derating occurs in the combinational logic, and timing derating occurs in the flip-flop. Fig. 1 shows that the digital circuit consists of primary inputs (PIs), POs, a combinational logic network (CLN), and a flip-flop. The digital circuit performs logic operations, and the results are stored in the flip-flop or POs. The soft error that occurs in the digital circuit becomes the fault derating or fault masking. Fault derating is determined by the following: (i) logical structure of the CLN, (ii) state of each network node, and (iii) specificity of the soft error. Therefore, determining the derating of the soft error in a digital circuit is a complex task that requires consideration of various variables. To solve the complexity of the derating analysis, the authors create a Monte-Carlo simulation environment that reflects the operational characteristics of the digital circuit.
The authors measure the logical derating in a digital circuit using the fault ratio that can be found in the primitive outputs or the input of the flip-flop. A fault ratio exists among the soft errors that are injected into the nodes of the CLN. The logical derating in a digital circuit depends on the logic structure of the combinational network and state values of the nodes. For example, the logical derating of the 2-1 OR gate is 100% when a soft error (stuck-atone) occurs and the input vectors are {0, 0}. Under the same conditions, the logical derating of the 2-1 AND gate is 0%. The logical derating differs depending on the logic gate even in the same test vector, and it depends on the state of the test vector in the same logic gate. For this reason, the fault-derating decisions in complex logic networks are more difficult. To solve this problem, the authors compute the approximation of the logical derating rate under an automated fault-injection test environment. To statistically measure this, the authors randomly generate a fault location and fault time and repeatedly run the fault-injection simulation. The number of fault-injection tests to obtain statistically significant results can be calculated using the following: (i) the total fault-injection space, (ii) confidence interval of the test results, and (iii) error margin [18] . The total faultinjection space can be calculated as the product of the entire CLN node and input vector.
The authors can measure the timing derating using the ratio of the measured faults at a flip-flop output among the injected flipflop faults. If the time when the soft error occurs overlaps with the latching-window time of the flip-flop, a fault is stored in the flipflop. On the other hand, if the times do not overlap, determination is enabled by the latching-window masking [19] . The occurrence frequency of the timing derating depends on the pulse widths of the soft error or the driving frequency of the systems [20] . The number of fault-injection tests to obtain statistically significant results can be estimated by considering the following: (i) the number of FFs and clock cycles, (ii) confidence interval of the test result, and (iii) error margin [18] .
Simulation-based fault derating
The authors develop the test environment for the Monte-Carlo fault simulation using VPI and statistically measure the fault derating of the gate-level digital circuit models. The VPI library is a tool for extending the function of the Verilog simulator. Using the VPI library, inquiries can be made, and the internal status of the simulation model can be modified. In addition, the call-back function can possibly make a call out at specific points in time [21] . Here, the authors develop a fault-injection UST, which can quantitatively measure the logical and timing derating. The faultinjection UST is used with the ICARUS Verilog simulator. Also, the fault-injection UST can be applied to other Verilog simulators conforming to the IEEE 1364 standard like as the ModelSim or the Incisive.
ICARUS verilog fault-injection environment
The authors configure the MCFI environment based on the ICARUS Verilog to measure the logical and timing derating. ICARUS Verilog is an open-source-based Verilog simulator developed by Stephen Williams [22] . The configuration of the MCFI environment is shown in Fig. 2 . The MCFI environment consists of the following: (i) the ICARUS Verilog compiler, (ii) the ICARUS Verilog virtual processor (VVP) simulator, (iii) fault 
assembly is an executable file for ICARUS simulation, which consists of a structural item (functor) and a behavioural item (vthread). Second, the ICARUS VVP simulator uses the VVP assembly to simulate a model. The VVP simulator injects a fault when the fault-injection UST is called. The simulation results provide an output to a value change dump (VCD) file. Third, fault injection library is a file where the fault-injection UST is defined. The fault-injection UST procedure is described in Section 4.2. Fourth, a fault scenario file describes the fault model and the scope of analysis. The fault model includes fault value and injection time and fault location. The range of analysis includes the fault-injection nodes and fault-derating decision nodes. Fifth, the net parser collects the wires and input ports for the configured digital circuit model. Finally, the VCD Analyser calculates the fault-derating rate using the diff in the Linux package. The diff package compared a golden VCD and a fault VCD. The authors can perform the faultinjection test in the following three steps: (i) simulation preparation, (ii) MCFI simulation, and (iii) computation of the fault-derating rate.
Step1: During the simulation preparation, a simulation model and a fault scenario file are prepared as follows. (i) The authors can convert a Verilog simulation model into VVP assembly file with the ICARUS iVerilog compiler. (ii) The fault-injection scenario file describes the soft error information that will be injected into the simulation model. The soft error information includes the fault model {value, location, time, width}. The fault value is a fault pattern like a stuck-at-0/1 or a bit-flip. The fault location could be set a port or wire of gate level of the Verilog model. The fault time is injected time of fault in a target model, and the authors could be set a clock cycle. The fault width is a duration time of faults in circuit model. The authors can adjust the fault width according to the clock resolution. The authors generate the fault set using a simple program which composed the fault scenario.
Step 2: In the MCFI simulation, the authors can then calculate the number of simulation runs by considering the fault-injection space, confidence interval, and error margin of the simulation model. The operations of the simulation model are stored in a VCD file. The authors repeatedly perform the fault-injection simulation and collect the test results as a VCD file.
Step 3: The authors calculate the fault-derating rate using the golden run VCD and the fault run VCD. The fault-derating rate is the ratio of the simulation in which an error value is detected in the derating decision node among the total number of simulations. The authors can determine the fault derating by comparing the goldenrun VCD with the fault-run VCD. The golden-run VCD is a trace file in which a soft error is not injected into the simulation, whereas the fault-run VCD is a trace file in which a soft error occurs in the simulation.
Fault-injection user system task (UST)
$Fault-injection is a UST that injects a fault into the Verilog hardware description language simulation model. The authors can develop a fault-injection UST using the VPI. The VPI supports functions that are required for UST development, such as the following: (i) node search, (ii) node value inquiries and modifications, and (iii) calling the call-back functions. Using the VPI, the authors can automate the fault-injection procedures and minimise the calculation time of the fault derating.
The $fault-injection procedure implements the following three steps: (i) initialisation, (ii) calling of a call-back function to inject a fault, (iii) calling of a call-back function to release a fault. In the initialisation step, the authors register the characteristics of the soft error in the simulator kernel. The characteristics of the soft error include the fault location, fault time, and fault value. (i) The authors can randomly or deterministically set the fault time within the operating time of the simulation model. The simulator kernel enrols a call-back function when the time for the fault injection is set. The authors can use the vpi_register_cb function in the VPI to set the calling time of the call-back function. (ii) The authors can Q2 select a fault location as one of the net objects in the simulation model. Net object is a parent object of the port and wire in the Verilog; thus, it manages the value and behaviour of the port and wire. The authors can inquire into (or modify) a node that connects a logic gate or a flip-flop in a circuit using the net object. The authors can randomly or deterministically set a fault location. The simulator kernel obtains the handle of the net object in the fault location. (iii) The authors can set a fault value that is injected into the node of a logic gate as one of the stuck-at-1/0 or the bit flip. The authors can adjust the fault width of the duration time of the fault in 1-ps increments. The simulation kernel calculates the fault release time using the fault width and invokes the call-back function to release the fault. The simulation model is executed after all the settings are completed.
In the fault-injection step, the simulation kernel calls the callback function to inject a fault into the model. The call-back function pauses the running simulation and then searches for the net object handle of the fault location. To search for the net object, the authors use the VPI library and the depth-first search algorithm to scan the model. The authors inquire into the value of the net object using the vpi_get_value VPI function after confirming the net object handle of the fault location. The authors then convert the bit stream of the net object into a fault bit stream via a mask operation. The authors can assign the fault bit stream to the net object using the vpi_put_value VPI function. When the simulator kernel resumes a stopped simulation, the fault value is reflected in the model. The authors can observe the fault-derating behaviour using the soft error at the logic gate or flip-flop.
In the fault-release step, the simulation kernel calls the callback function to discharge a fault into the model. The call-back function pauses the running simulation and then releases a fault using the vpi_put_value VPI function. When the simulator kernel resumes a stopped simulation, the fault value disappears from the model.
MCFI for derating analysis
The authors analyse the fault derating of the circuit model under the MCFI test environment. The authors confirm that the deviation in the fault rate is within 3.7%, and the speed of the simulation performance increases by >20 fold compared with those reported in previous studies. In the present study, the authors perform the MCFI experiments using the ISCAS85 [14] and ITC99 [15] benchmark circuits. The ISCAS85 benchmarks consist of combinational logic circuits. As such, the authors analyse the logical derating via the soft error using the ISCAS85 and compare the results with those of previous studies. The ITC99 benchmarks consist of combinational logic circuits and flip-flops. As such, the authors analyse the logical and timing derating using the ITC99 and compare the results with those of the NESSY study [17] .
Derating analysis for combinational circuit
To statistically analyse the derating of the ISCAS85 model, the authors calculate the statistically required number of injections. Table 1 lists a summary of the ISCAS85 benchmark circuit configuration, circuit space, and required number of injections. As shown in the table, the authors can check the PIs (ⓐ), test vector spaces (ⓑ), and number of logic gate nodes (ⓒ) in C432 and the other nine circuits. The number of logic gate nodes counts the number of ports and wires in the Verilog circuit model. The authors can calculate the statistically required number of injections using the following: (i) fault-injection space (ⓓ), (ii) confidence interval, and (iii) error margin. The fault-injection space can be calculated as a product of the number of test vectors and total circuit nodes. The authors assume a confidence interval of 95% and error margin of 1% to calculate the statistically required number of injections. As the error margin decreases, the number of injections increases close to the total fault-injection space [18] . For example, in the C432 circuit case, the number of test vectors is 6.87E + 10, and the number of circuit nodes is 1.96E + 02. Therefore, the total fault space is 1.35E + 13. The authors need to perform the MCFI tests at least 9,604 times to achieve an error margin of <1% at 95% confidence interval. In the actual experiment, 10,000 tests are performed.
The authors measure the logical derating of the ISCAS85 benchmark circuits by performing the MCFI into the stuck-at-1/0 fault in the model. In the MCFI experiment, the authors configure a fault scenario in which the fault times and locations are randomly selected and the fault width is set to 10ps. The authors determine the logical derating using the ratio of the error detected in the circuit output to the total number of tests. The failure rate via the logical derating in the ISCAS85 is shown Fig. 3 , which shows that each circuit has unique characteristics in terms of logical derating. For example, the authors confirm that the failure rate for c423 is 25.8% in the stuck-at-one fault and 46.2% in the stuck-at-zero fault. On the other hand, the failure rate for c499 is 46.1% in the stuck-at-one fault and 20% in the stuck-at-zero fault. These results show that the circuit structure is influential when the circuit is vulnerable. Table 2 lists a summary of the results of the failure rate of the ISCA85 benchmark circuit via the MCFI and from previous research [11, 12] . Previous researchers analysed the logical derating of the ISCAS85 benchmark circuit using the static analysis techniques and statistical fault injection. From the comparison of the failure rate due to the stuck-at-one fault in the ISCAS85 circuit, the authors confirm a margin of error of 2.5-4.8%.
The authors reduce the runtime of the fault-injection experiment by a factor of at least 20 using the MCFI environment compared with previous studies. Table 3 lists a summary of the results of the runtime of the ISCAS85 logical derating analysis in the MCFI environment and previous studies that used statistical analyses and statistical fault injections. The authors improve the performance of the simulation-based fault injection. Further, the performance is similar to that of the static analyses. Concretely, the MCFI environment is faster than the statistical fault injection by a factor of at least 20 and up to 916. In the static analysis case, the analysis time rapidly increases as the circuit model complexity increases. On the other hand, the runtime of the MCFI relatively gently increases. Therefore, when the circuit model complexity increases, the MCFI performance improves over that of the static analysis.
Derating analysis for sequential circuit
To statistically analyse the logical and timing derating of the ITC99 model, the authors calculate the statistically required number of injections. Table 4 lists a summary of the ITC99 benchmark circuit configuration, circuit space, and required number of injections. As shown in the table, the authors can check the PIs (ⓐ) and test vector spaces (ⓑ) as well as the number of logic gate nodes (ⓒ) in B01 and the other 10 circuits. The authors assume a confidence interval of 95% and error margin of 1% in calculating the statistically required number of injections. The authors measure the logical and timing derating of the ITC99 benchmark circuits by performing the MCFI that injects a stuck-at-1/0 fault in the model. The failure rates via the logical and timing derating in the ITC99 benchmark circuits are listed in Table 5 . The authors individually analyse the logical derating of the combinational parts in the circuits and the timing derating of the sequential parts in the circuits. The average of the logical derating in the combinational logic of the ITC99 circuit is measured as 24.6%, and the average of the timing derating in the sequential logic is estimated to be 11.7%. The average failure rate in the ITC99 benchmark circuits is 2.7%, which is much lower than the 36.3% in the ISCAS85 benchmark circuits.
In the sequential logic case, fault masking occurs via the latching window at the flip-flop. Accordingly, the authors can observe the disappearance of the transferred fault in the internal circuit in the ITC99 benchmark circuits.
The authors compare the failure rate using the MCFI and NESSY [17] to verify our proposed method. NESSY is an emulation-based fault injector that uses FPGA. It measures the failure rate using the soft error in the ITC99 benchmark circuits, which is synthesised in the FPGA. In the current study, the fault injection presented by NESSY is performed in the MCFI environment, and the results are shown in Fig. 4 . To simulate a similar situation in the NESSY SEU test, a fault is injected into the output port of the flip-flop in the circuit model. The failure rates of the MCFI and NESSY tests are shown in Fig. 4 . From the experiment, the deviation in the failure rates between the two tests is 3.5%, which is an average value.
Conclusion
This study has investigated the performance improvement of an MCFI test environment for fault derating. The authors shortened the testing time by at least 20 times over the results presented by existing statistical fault-injection tests. The authors study a method of performance improvement in the MCFI test environment for digital circuits. Despite the high accuracy of the analysis results, the MCFI method of measuring derating using a dynamic model is limited because of the large time requirements. To solve this problem, an MCFI environment was analysed via the following: (i) simultaneous logical/timing derating using a gate-level model and (ii) automation using a simulator interface. Using the improved 
